

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

Japanese Patent Laid-Open Publication No. Heisei 9-8205

(TITLE OF THE INVENTION)

RESIN-ENCAPSULATED SEMICONDUCTOR DEVICE

5

(CLAIMS)

1. A resin-encapsulated semiconductor device using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of inner leads is less than that of the lead frame blank, comprising:  
10 inner leads having the thickness less than that of the lead frame blank; and  
terminal columns integrally connected to the inner leads and having the same thickness with the lead frame blank, the terminal columns possessing a column-shaped configuration which is adapted to be electrically connected to an external circuit, the terminal columns being disposed outside of the inner leads in a manner such that they are  
15 coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, the terminal columns having terminal portions arranged on top ends thereof, the terminal portions being made of solders, etc. and exposed to the outside beyond a resin encapsulate, each inner lead  
20 having a rectangular cross-section and having four  
25

surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

2. A resin-encapsulated semiconductor device using  
10 a lead frame which is shaped in accordance with a two-step  
etching process to a body wherein a thickness of inner  
leads is less than that of the lead frame blank,  
comprising:

15 inner leads having the thickness less than that of the  
lead frame blank; and  
20 terminal columns integrally connected to the inner  
leads and having the same thickness with the lead frame  
blank, the terminal columns possessing a column-shaped  
configuration which is adapted to be electrically connected  
to an external circuit, the terminal columns being disposed  
outside of the inner leads in a manner such that they are  
coupled to the inner leads in a direction orthogonal to the  
thickness-wise direction thereof, portions of top ends of  
25 the terminal columns being exposed to the outside beyond a  
resin encapsulate, each inner lead possessing a rectangular

cross-section and having four surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

10       3. The resin-encapsulated semiconductor device as claimed in claims 1 or 2, wherein a semiconductor chip is received inward of the inner leads, and electrodes of the semiconductor chip are electrically connected to the inner leads through wires, respectively.

15

4. The resin-encapsulated semiconductor device as claimed in claim 3, wherein the lead frame has a die pad, and the semiconductor chip is mounted onto the die pad.

20

5. The resin-encapsulated semiconductor device as claimed in claim 3, wherein the lead frame does not have a die pad, and the semiconductor chip is fastened to the inner leads using a reinforcing fastener tape.

25

6. The resin-encapsulated semiconductor device as

claimed in claims 1 or 2, wherein the semiconductor chip is fastened by means of insulating adhesive to the second surfaces of the inner leads on one surface thereof on which the electrodes are located, and the electrodes of the semiconductor chip are electrically connected to the first surfaces of the inner leads through wires, respectively.

7. The resin-encapsulated semiconductor device as claimed in claims 1 or 2, wherein the semiconductor chip is fastened to the second surfaces of the inner leads by bumps thereby to be electrically connected to the inner leads.

(DETAILED DESCRIPTION OF THE INVENTION)

(FIELD OF THE INVENTION)

15 The present invention relates to a resin-encapsulated semiconductor device capable of meeting the requirement for an increase in the number of terminals and resolving problems which are caused in association with position shift and coplanarity of an outer lead.

20

(DESCRIPTION OF THE PRIOR ART)

FIG. 15(a) shows the configuration of a generally known resin-encapsulated semiconductor device (a plastic lead frame package). The shown resin-encapsulated 25 semiconductor device includes a die pad 1511 having a

semiconductor chip 1520 mounted thereon, outer leads 1513 to be electrically connected to the associated circuits, inner leads 1512 formed integrally with the outer leads 1513, bonding wires 1530 for electrically connecting the 5 tips of the inner leads 1512 to the bonding pad 1521 of the semiconductor chip 1520, and a resin 1540 encapsulating the semiconductor chip 1520 to protect the semiconductor chip 1520 from external stresses and contaminants. This resin-encapsulated semiconductor device, after mounting the 10 semiconductor chip 1520 on the bonding pad 1521, is manufactured by encapsulating the semiconductor chip 1520 with the resin. In this resin-encapsulated semiconductor device, the number of the inner leads 1512 is equal to that of the bonding pads 1521 of the semiconductor chip 1520. 15 And, FIG. 15(b) shows the configuration of a monolayer lead frame used as an assembly member of the resin-encapsulated semiconductor device shown in FIG. 15a. Such a lead frame includes the bonding pad 1521 for mounting the semiconductor chip, the inner leads 1512 to be electrically connected to the semiconductor chip, the outer lead 1513 which is integral with the inner leads 1512 and is to be 20 electrically connected to the associated circuits. This also includes dam bars 1514 serving as a dam when encapsulating the semiconductor chip with the resin, and a frame 1515 serving to support the entire lead frame 1510. 25

Such a lead frame is formed from a highly conductive metal such as a cobalt, 42 alloy (a 42% Ni-Fe alloy), copper-based alloy by a pressing working process or an etching process. FIG. 15(b)(D) is a cross-sectional view taken along the line F1-F2 of FIG. 15(b)(1).

Recently, there has been growing demand for the miniaturization and reduction in thickness of resin-encapsulated semiconductor device employing lead frames like the lead frame (plastic lead frame package) and the increase of the number of terminals of resin-encapsulated semiconductor package as electronic apparatuses are miniaturized progressively and the degree of the integration of semiconductor device increase progressively. Thus, recent resin-encapsulated semiconductor package, particularly quad plate package(QPPs) and thin quad flat packages (TQFPs) have each a greatly increased number of pins.

Lead frames having inner leads arranged at small pitches among lead frames for semiconductor packages are fabricated by a photolithographic etching process, while lead frames having inner leads arranged at comparatively large pitches among lead frames for semiconductor packages are fabricated by press working. However, lead frames having a large number of fine inner leads to be used for forming semiconductor packages having a large number of

pins are fabricated by subjecting a blank of a thickness on the order of 0.25 mm to an etching process, not a press working.

The etching process for forming a lead frame having fine inner leads will be described hereinafter with reference to FIG. 14. First, a copper alloy or 42 alloy thin sheet of a thickness on the order of 0.25 mm (a lead frame blank 1410) is cleaned perfectly (FIG. 14(a)). Then, a photoresist, such as a water-soluble casein photoresist containing potassium dichromate as a sensitive agent, is spread in photoresist films 1420 over the major surfaces of the thin film as shown in FIG. 14(b).

Then, the photoresist films are exposed, through a mask of a predetermined pattern, to light emitted by a high-pressure mercury lamp, and the thin sheet is immersed in a developer for development to form a patterned photoresist film 1430 as shown in FIG. 14(c). Then, the thin sheet is subjected, when need be, to a hardening process, a washing process and such, and then an etchant containing ferric chloride as a principal component is sprayed against the thin sheet 1410 to etch through portions of the thin sheet 1410 not coated with the patterned photoresist films 1420 so that inner leads of predetermined sizes and shapes are formed as shown in FIG. 14(d).

Then, the patterned resist films are removed, the patterned thin sheet 1410 is washed to complete a lead frame having the inner leads of desired shapes as shown in FIG. 14(e). Predetermined areas of the lead frame thus formed by the etching process are silver-plated. After being washed and dried, an adhesive polyimide tape is stuck to the inner leads for fixation, predetermined tab bars are bent, when need be, and the die pad depressed. In the etching process, the etchant etches the thin sheet in both the direction of the thickness and directions perpendicular to the thickness, which limits the miniaturization of inner lead pitches of lead frames. Since the thin sheet is etched from both the major surfaces as shown in FIG. 14 during the etching process, it is said, when the lead frame has a line-and-space shape, that the smallest possible intervals between the lines are in the range of 50 to 100 $\mu$ s of the thickness of the thin sheet. From the viewpoint of forming the outer lead having a sufficient strength, generally, the thickness of the thin sheet must be about 0.125 mm or above. Furthermore, the width of the inner leads must be in the range of 70 to 80  $\mu$ m for successful wire bonding. When the etching process as illustrated in FIG. 14 is employed in fabricating a lead frame, a thin sheet of a small thickness in the range of 0.125 to 0.15 mm is used and inner leads are formed by etching so that the

fine tips thereof are arranged at a pitch of about 0.1 mm.

However, recent miniature resin-encapsulated semiconductor package requires inner leads arranged at pitches in the range of 0.13 to 0.15 mm, far smaller than 0.165 mm. When a lead frame is fabricated by processing a thin sheet of a reduced thickness, the strength of the outer leads of such a lead frame is not large enough to withstand external forces that may be applied thereto. 10 The subsequent processes including an assembling process and a chip mounting process. Accordingly, there is a limit to the reduction of the thickness of the thin sheet to enable the fabrication of a minute lead frame having fine leads arranged at very small pitches by etching.

15 An etching method previously proposed to overcome such difficulties subjects a thin sheet to an etching process to form a lead frame after reducing the thickness of portions of the thin sheet corresponding to the inner leads of the lead frame by half-etching or pressing to form 20 the fine inner leads by etching without reducing the strength of the outer leads. However, problems arise in accuracy in the subsequent processes when the lead frame is formed by etching after reducing the thickness of the portions corresponding to the inner leads by pressing; for 25 example, the smoothness of the surface of the plated areas

is unsatisfactory, the inner leads cannot be formed in a flatness and a dimensional accuracy required to clamp the lead frame accurately for bonding and molding, and a platemaking process must be repeated twice making the lead fabricating process intricate. It is also necessary to repeat a platemaking process twice when the thickness of the portions of the thin sheet corresponding to the inner leads is reduced by half etching before subjecting the thin sheet to an etching process for forming the lead frame, which also makes the lead frame fabricating process intricate. Thus, this previously proposed etching method has not yet been applied to practical lead frame fabricating processes.

15 (SUBJECT MATTERS TO BE SOLVED BY THE INVENTION)  
On the other hand, because a pitch among inner leads is made narrow as the number of terminals is increased, it is considered important to know whether a problem is caused or not in association with position shift or coplanarity of an outer lead when implementing a chip mounting process. Accordingly, the present invention has been made in an effort to solve the problems occurring in the related art, and an object of the present invention is to provide a resin-encapsulated semiconductor device capable of meeting 20 the requirement for an increase in the number of terminals  
25

and resolving problems which are caused in assoc:  
position shift and coplanarity of an outer lead.

(MEANS FOR SOLVING THE SUBJECT MATTERS)

5 According to one aspect of the present invention there is provided a resin-encapsulated semiconductor using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of the inner leads is less than that of the lead frame comprising: inner leads having the thickness less 10 of the lead frame blank; and terminal columns 15 connected to the inner leads and having the same thickness as with the lead frame blank, the terminal columns having a column-shaped configuration which is adapted electrically connected to an external circuit, the 20 columns being disposed outside of the inner lead manner such that they are coupled to the inner lead direction orthogonal to the thickness-wise direction thereof, the terminal columns having terminal portions 25 arranged on top ends thereof, the terminal portions made of solders, etc. and exposed to the outside by resin encapsulate, outer surfaces of the terminal columns also being exposed to the outside beyond the encapsulate, each inner lead possessing a rectangular cross-section and having four surfaces including a

surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

According to another aspect of the present invention there is provided a resin-encapsulated semiconductor device using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of inner leads is less than that of the lead frame blank comprising: inner leads having the thickness less than that of the lead frame blank; and terminal columns integrally connected to the inner leads and having the same thickness with the lead frame blank, the terminal columns possessing a column-shaped configuration which is adapted to be electrically connected to an external circuit, the terminal columns being disposed outside of the inner leads in a manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, portions of top ends of the terminal columns being exposed to the outside beyond a resin encapsulate, outer surfaces of the terminal columns also being exposed to the outside beyond the resin encapsulate, each inner lead

possessing a rectangular cross-section and having four surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

According to another aspect of the present invention, a semiconductor chip is received inward of the inner leads, and electrodes (pads) of the semiconductor chip are electrically connected to the inner leads through wires, respectively. According to another aspect of the present invention, the lead frame has a die pad, and the semiconductor chip is mounted onto the die pad. According to another aspect of the present invention, the lead frame does not have a die pad, and the semiconductor chip is fastened to the inner leads using a reinforcing fastener tape. According to still another aspect of the present invention, the semiconductor chip is fastened by means of insulating adhesive to the second surfaces of the inner leads on one surface thereof on which the electrodes are located, and the electrodes of the semiconductor chip are electrically connected to the first surfaces of the inner leads through wires, respectively. According to yet still

another aspect of the present invention, the semiconductor chip is fastened to the second surfaces of the inner leads by bumps thereby to be electrically connected to the inner leads. In the above descriptions, in the case that the terminal columns have terminal portions which are arranged on top ends of the terminal columns, with the terminal portions made of solders, etc. and exposed to the outside beyond the resin encapsulate, while it is the norm that the terminal portions comprising the solders, etc. are exposed to the outside beyond the resin encapsulate, it is not necessarily required for the terminal portions to be projected beyond the resin encapsulate. Moreover, while it is possible to use the outside surfaces of the terminal columns while they are not encapsulated by the resin encapsulate and they are exposed to the outside, the outside surfaces of the terminal columns which are not encapsulated by the resin encapsulate, can be covered by a protective frame using adhesive, etc.

20 (WORKING FUNCTIONS)

The resin-encapsulated semiconductor device in accordance with the present invention can meet a demand for an increase in the number of terminals. At the same time, in the resin-encapsulated semiconductor device, because the forming process of the outer leads as in the case of using

20 a mono-layered lead frame shown in FIG. 13(b) is not required, it is possible to provide a semiconductor device in which no problems are caused in association with position shift and coplanarity of the outer leads. More particularly, the use of a multi-pinned lead frame shaped in a manner that inner leads have a thickness less than that of the lead frame blank by a two-step etching process, that is, the inner leads are arranged at a fine pitch, can meet a demand for an increase in the pin number of the 25 semiconductor device. Furthermore, by using the lead frame which is fabricated by a two-step etching process as will be described later with reference to FIG. 1, the second surface of each inner lead has coplanarity, and is excellent in wire-bonding property. In addition, since the 30 first surface of the inner lead is also a flat surface and the third and fourth surfaces are depressed toward the inside of the inner lead, the inner leads are stable and coplanarity width upon wire bonding process can be enlarged.

20

(EMBODIMENTS)

25 Embodiments of the resin-encapsulated semiconductor device in accordance with the present invention will now be described with reference to the attached drawings. First, a resin-encapsulated semiconductor device in accordance

with a first embodiment of the present invention described hereinafter with reference to FIGS. 1 through 3. FIG. 1(a) is a cross-sectional view of the encapsulated semiconductor device according to the embodiment of the present invention. FIG. 1(b) is a sectional view of an inner lead taken along the line of FIG. 1(a), and FIG. 1(c) is a cross-sectional view of a terminal column taken along the line B1-B2 of FIG. 1(a). Moreover, FIG. 2(a) is a perspective view of the encapsulated semiconductor device according to the embodiment of the present invention, FIG. 2(b) is a view of the resin-encapsulated semiconductor device of FIG. 2(a), and FIG. 2(c) is a bottom view of the encapsulated semiconductor device of FIG. 2(a). In FIGS. 1 and 2, a drawing reference numeral 100 represents an encapsulated semiconductor device, 110 a semiconductor chip, 111 electrodes (pads), 120 wires, 130 a lead 131 inner leads, 131Aa a first surface, 131Ab a second surface, 131Ac a third surface, 131Ad a fourth surface, 132 terminal columns, 133A terminal portions, 133B surfaces, 133S a top surface, 135 a die pad, and 140 a resin encapsulate.

In the resin-encapsulated semiconductor device according to the first embodiment, as shown in FIG. 1(a), the semiconductor chip 110 is placed inward of the inner leads 131.

leads 131. As can be readily seen from FIG. 1(a), the semiconductor chip 110 is mounted on the die pad 103 at the surface thereof which is opposed to the other surface thereof where the electrodes pads 101 of the semiconductor chip 110 are arranged. Each electrode pad 101 is electrically connected to the second surface 131A of the inner lead 131 through the wire 120. The electrical connection between the resin-encapsulated semiconductor device 100 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 100 via the terminal portions 133A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 133A located on the top surfaces 133S of the terminal columns 133, respectively. In the resin-encapsulated semiconductor device of the first embodiment of the present invention, it is not necessarily required to provide a protective frame 190, and instead, a structure, as shown in FIG. 1(d), in which no protective frame is used can be adopted.

The lead frame 130 used in the semiconductor device 100 according to the first embodiment is made of a 42% nickel-iron alloy. Therefore, the lead frame 130A which has a contour as shown in FIG. 9(a) and is shaped by an etching process, is used as the lead frame 130. The lead frame 130 has inner leads 131 which are shaped to have a

thickness less than that of the terminal columns 133 or other portions. Dam bars 136 serve as a dam when encapsulating the semiconductor chip 110 with a resin. Moreover, although the lead frame 130A which is processed by etching to have the contour as shown in FIG. 1(a) is used in this embodiment, the lead frame is not limited to such a contour because portions except the inner leads 131 and the terminal columns 133 are not necessary. The inner leads 131 have a thickness of 40  $\mu$ m whereas the portions 10 of the lead frame 130 other than the inner leads 131 have a thickness of 0.15 mm which corresponds to the thickness of the lead frame blank. The other portions of the lead frame 130 except the inner leads 131 may not have the thickness of 0.15 mm, but have a thickness of 0.125 mm-0.50 mm which 15 is thinner. The tips of the inner leads 131 have a small pitch of 0.12 mm so as to achieve an increase in the number of terminals for semiconductor devices. The second face 131Ab of the inner lead 131 has a substantially flat profile so as to allow an easy wire bonding thereon. Also, 20 as shown in FIG. 1(b), because the third and fourth faces 131Ac and 131Ad have a concave shape which is depressed toward the inside of the associated inner lead, a high strength can be obtained even though the second face (wire bonding surface) 131Ab is narrowed.

25 In the present embodiment, since twisting does not

occur in the inner leads 131 irrespective of whether the inner leads 131 is long or not. The inner leads having the contour, as shown in FIG. 9(a), in which the tips of the inner leads 131 are separated one from another, are prepared by the etching process, and the inner leads are resin-encapsulated after mounting the semiconductor chip thereon as will be described later. However, where the inner leads 131 are long in their length and have a tendency for the generation of twisting therein, it is impossible to fabricate the lead frame by etching to have the contour as shown in FIG. 9(a). Therefore, after etching the lead frame in a state where the tips of the inner leads are fixed to the connecting portion 131B as shown in FIG. 9(c)(1), the inner leads 131 are fixed with the reinforcing tape 160 as shown in FIG. 9(c)(2). Then, the connecting portions 131B which are not necessary in the fabrication of the resin-encapsulated semiconductor device are removed by a press as shown in FIG. 9(c)(3), and a semiconductor device is then mounted on the lead frame.

Hereinafter, a method for the fabrication of the resin-encapsulated semiconductor device will now be described with reference to FIG. 8. First, the lead frame 130A, as shown in FIG. 9(a), which is shaped by the etching process as will be described later, is prepared such that the second surfaces 131Ab of the inner leads 131 are

directed upward (FIG. 8(a)).

Then, the semiconductor chip 110 is mounted onto the die pad 135 such that the surfaces of the semiconductor chip 110 on which the electrodes 111 are arranged, are directed upward (FIG. 8(b)).

Next, after the semiconductor chip 110 is fastened onto the die pad 135, the electrodes 111 of the semiconductor chip 110 and the second surfaces 131AB of the inner leads 131 are bonded with each other using wires 100 (FIG. 8(c)).

Subsequently, encapsulation is carried out with the conventional resin encapsulate 140. Thereafter, unnecessary portions of the lead frame 130 which are protruded from the resin encapsulate 140 are cut by a press to form terminal columns 133 and also the side surfaces 133B of the terminal columns 133 (FIG. 8(d)).

Then, the dam bars 136, the frame portions 137, etc. of the lead frame 130A as shown in FIG. 9 are removed. Next, the terminal portions 133A each made of the semi-spherical solder are arranged on the outer surface of each terminal column 133 to fabricate a resin-encapsulated semiconductor device (FIG. 8(e)).

Thereafter, the protective frame 180 is arranged by means of adhesive around an entire outer surface of the resultant structure in such a manner that the side surfaces

of the terminal columns 133 are covered thereby (FIG. 6(f)). At this time, the protective frame 180 functions to reinforce the semiconductor device. In other words, the protective frame 180 serves to prevent moisture from leaking into a gap between the resin encapsulate and the terminal columns due to the fact that the side surfaces of the terminal columns are exposed to the outside, whereby a crack is not formed in the semiconductor device and the breakage of the semiconductor device is avoided. However, persons skilled in the art will readily appreciate that it is not necessarily required to provide the protective frame 180. Also, when such an encapsulating process by the resin is carried out using a desizes mold, the encapsulating process is implemented in a state wherein the outer side surfaces of the terminal columns of the lead frame are somewhat protruded out of the resin encapsulate.

A method for etching the lead frame of the first embodiment will now be described in conjunction with the attached drawings. FIG. 11 is of cross-sectional views 20 respectively illustrating sequential steps of the etching process for the lead frame of the first embodiment. In particular, the cross-sectional views of FIG. 1 correspond to a cross section taken along the line D1-D2 of FIG. 9(a). In FIG. 11, the reference numeral 1110 denotes a lead frame 25 blank, 1120A and 1120B resist patterns, 1130 first opening,

1140 second openings, 1150 first concave portions, 1160 second concave portions, 1170 flat surfaces, and 1180 an etch-resistant layer. First, a water-soluble casein resist using potassium dichromate as a sensitive agent is coated over both surfaces of the lead frame blank 1110 made of a 42t nickel-iron alloy and having a thickness of about 0.18 mm. Using desired pattern plates, the resist films are patterned to form resist patterns 1120A and 1120B having first opening 1130 and second openings 1140, respectively 5 (FIG. III(a)).

10.

The first opening 1130 is adapted to etch the lead frame blank 1110 to have a flat etched bottom surface to a thickness smaller than that of the lead frame blank 1110 in a subsequent process. The second openings 1140 are adapted 15 to form desired shapes of tips of inner leads. Although the first opening 1130 includes at least an area forming the tips of the inner leads 1110, a topology generated by partially thinned portion by etching in a subsequent process can cause hindrance in a taping process or a 20 clamping process for fixing the lead frame. Thus, an area to be etched needs to be large without being limited to fine portions of the tips of the inner leads. Thereafter, both surfaces of the lead frame blank 1110 formed with the 25 resist patterns are etched using a 48 Be' ferric chloride solution of a temperature of 57°C at a spray pressure of

2.5 kg/cm<sup>2</sup>. The etching process is terminated at the point of time when first recesses 1130 etched to have a flat etched bottom surface have a depth  $h$  corresponding to  $1/3$  of the thickness of the lead frame blank (FIG. 11(a)).

5        Although both surfaces of the lead frame blank 1110 are simultaneously etched in the primary etching process, it is not necessary to simultaneously etch both surfaces of the lead frame blank 1110. The reason why both surfaces of the lead frame blank 1110 are simultaneously etched, as in this embodiment, is to reduce the etching time taken in a secondary etching process as will be described later. The total time taken for the primary and secondary etching processes is less than that taken in the case of etching of only one surface of the lead frame blank on which the resist pattern 1120A is formed. Subsequently, the surface provided with the first recesses 1130 respectively etched at the first opening 1130 is entirely coated with an etch-resistant hot-melt wax (acidic wax type MR-WB6, The Inctec Inc.) by a die coater to form an etch-resistant layer 1180 so as to fill up the first recesses 1130 and to cover the resist pattern 1120A (FIG. 11(c)).

10       It is not necessary to coat the etch-resistant layer 1180 over the entire portion of the surface provided with the resist pattern 1120A. However, it is preferred that the etch-resistant layer 1180 be coated over the entire

portion of the surface formed with the first recesses and first opening 1130, as shown in FIG. 11(c), because it is difficult to coat the etch-resistant layer 1180 on the surface portion including the first recesses.

5      Although the etch-resistant layer 1180 wax employed in this embodiment is an alkali-soluble wax, any surface-resistant to the etching action of the etchant solution remaining somewhat soft during etching may be used.

10     for forming the etch-resistant layer 1180 is not limited to the above-mentioned wax, but may be a wax of a UV-type. Since each first recess 1130 etched by the primary etching process at the surface formed with the pattern is adapted to form a desired shape of the inner lead to be filled up with the etch-resistant layer 1180, it is further etched in the following secondary etching process.

15     The etch-resistant layer 1180 also enhances the mechanical strength of the lead frame blank for the second etching process, thereby enabling the second etching process to be conducted while keeping a high accuracy. It is possible to enable a second etchant solution to be sprayed at an increased spraying pressure, for example, 2.5 kg or above, in the secondary etching process. The increased spraying pressure promotes the progress of etching in direction of the thickness of the lead frame blank in

20     secondary etching process. Then, the lead frame blank

25

portion of the surface formed with the first recess 5 and first opening 1130, as shown in FIG. 11(c), because it is difficult to coat the etch-resistant layer 1180 on the surface portion including the first recesses. Although the etch-resistant layer 1180 was employed in this embodiment as an alkali-soluble wax, any suitable etch-resistant to the etching action of the etchant solution remaining somewhat soft during etching may be used. 10 For forming the etch-resistant layer 1180 is not limited to the above-mentioned wax, but may be a wax of a UV-sensitive type. Since each first recess 1130 etched by the primary etching process at the surface formed with the pattern is adapted to form a desired shape of the inner lead 1120, it is filled up with the etch-resistant layer 1180, it is 15 further etched in the following secondary etching process. The etch-resistant layer 1180 also enhances the mechanical strength of the lead frame blank for the second etching process, thereby enabling the second etching process to be conducted while keeping a high accuracy. It is 20 possible to enable a second etchant solution to be sprayed at an increased spraying pressure, for example, 2.5 kg or above, in the secondary etching process. The increased spraying pressure promotes the progress of etching in direction of the thickness of the lead frame blank in the secondary etching process. Then, the lead frame blank 25

In this  
case, the  
etching  
process  
is com-  
pletely  
finishing the  
process  
by the  
both sides  
of the  
blank  
toward  
the blank  
process, the  
resist  
Thus,  
9(a) is  
arranged  
at layer  
120B) is  
vring to  
same as  
the lead  
in this  
thickness  
the first

surfaces 131Aa of the tips of the inner leads as shown in FIG. 1, are flushed with one surfaces of remaining portions of the inner leads having the same thickness with the lead frame while being opposed to the second surfaces 131Ab, and the third and fourth surfaces are formed to have a concave shape which is depressed toward the inside of the inner leads. Where a semiconductor chip is mounted on the second surfaces 131Ab of the inner leads by means of bumps for an electrical connection therebetween, as in a semiconductor device according to a third embodiment as will be described hereinafter, an increased tolerance for the connection by bumps is obtained when the second surface 131Ab has a concave shape depressed toward the inside of the inner lead. To this end, an etching method shown in FIG. 12 is adopted in this case. The etching method shown in FIG. 12 is the same as that of FIG. 11 in association with its primary etching process. After completion of the primary etching process, the etching method is conducted in a manner different from that of the etching method of FIG. 11 in that the second etching process is conducted at the side of the first recesses 1150 after filling up the second recesses 1160 by the etch-resist layer 1180, thereby completely perforating the second recesses 1160. At this time, by implementing the primary etching process, etching at the side of the second openings 1140 is performed in a

sufficient manner. The cross section of each inner lead, including its tip, formed in accordance with the etching method of FIG. 12, has a concave shape depressed toward the inside of the inner lead at the second surface 131B, as shown in FIG. 6(b).

The etching method in which the etching process is conducted at two separate steps, respectively, as in that of FIGs. 11 and 12, is generally called a "two-step etching method". This etching method is advantageous in that a desired fineness can be obtained. The etching method used to fabricate the lead frame 130A of the first embodiment shown in FIG. 9 involves the two-step etching method and the method for forming a desired shape of each lead frame portion while reducing the thickness of each pattern formed. In particular, the etching method makes it possible to achieve a desired fineness. In accordance with the method illustrated in FIGs. 11 and 12, the fineness of the tip of each inner lead 131A formed by this method is dependent on the shape of the second recesses 1160 and the thickness  $t$  of the inner lead tip which is finally obtained. For example, where the blank has a thickness  $t$  reduced to 50  $\mu\text{m}$ , the inner leads can have a fineness corresponding to a lead width  $W_1$  of 100  $\mu\text{m}$  and a tip pitch  $p$  of 0.15 mm, as shown in FIG. 11(e). In the case of using a small blank thickness  $t$  of about 30  $\mu\text{m}$  and a lead

Width  $W_1$  of 70  $\mu\text{m}$ , it is possible to form inner leads having a fineness corresponding to an inner lead pitch  $p$  of 0.12 mm. Of course, it may be possible to form inner leads having a further reduced tip pitch by adjusting the blank thickness  $t$  and the lead width  $W_1$ . That is to say, an inner lead tip pitch  $p$  up to 0.08 mm, a blank thickness up to 25  $\mu\text{m}$ , and a lead width  $W_1$  up to 40  $\mu\text{m}$  can be obtained.

In the case where twisting of the inner leads does not occur in the fabricating process, as in the case where the inner leads are short in their length, a lead frame illustrated in FIG. 9(a) can be directly obtained. However, where the inner leads are long in length as compared to those of the first embodiment, the inner leads have tendency for the generation of twisting. Thus, in this case, the lead frame is obtained by etching in a state where the tips of the inner leads are bound to each other by a connecting member 131B as shown in FIG. 9(c)(1). Then, the connecting member 131B which is not necessary for the fabrication of a semiconductor package is cut off by means of a press to obtain a lead frame shaped as shown in FIG. 9(a).

Moreover, as described above, where unnecessary portions in a structure shown in FIG. 9(c)(1) are cut to obtain the lead frame having the contour shown in FIG.

9(a), a reinforcing tape 160 (a polyimide tape is generally used, as shown in FIG. 9(c)(a)). While the connecting member 131B is cut off by means of a press to obtain the contour shown in FIG. 9(c)(b), a semiconductor device is mounted on the lead frame still having the reinforcing tape attached thereto. Also, the mounted semiconductor device is encapsulated with a resin in a condition where the lead frame still has the tape. The line 511-512 illustrates a cut portion.

10 The tip of the inner lead 131 of the lead frame used in the semiconductor device of this first embodiment has a cross-sectional shape as shown in FIG. 13(1)(a). The tip 131A has an etched flat surface (second surface) 131Ab which is substantially flat and therefore has a width  $W_1$  15 slightly greater than the width  $W_2$  of an opposite surface. The widths  $W_1$  and  $W_2$  (about 1000  $\mu$ m) are more than the width  $W$  at the central portion of the tips when viewed in the direction of the inner lead thickness. Thus, the tip of the inner lead has a cross-sectional shape having 20 opposite wide surfaces. To this end, although either of the opposite surfaces of the tip 131A can be easily electrically connected to a semiconductor device (not shown) by a wire 120A or 120B, this embodiment illustrates the use of the etched flat surface for wire-bonding as 25 shown in FIG. 13(1)(a). In FIG. 13, a reference numeral

131Ab depicts an etched flat surface, 131Aa a surface of a lead frame blank, and 121A and 121B, respectively, a plated portion. In the case of FIG. 13(B)(a), there has particularly excellent in wire-bonding property, because the etched flat surface does not have roughness. FIG. 13(1') shows that the tip 1331B of the inner lead of the lead frame fabricated according to the process illustrated in FIG. 14 is wire-bonded to a semiconductor device. In this case, however, both the opposite surfaces of the tip 1331B of the inner lead are flat, but have a width smaller than that in a direction of the inner lead thickness. In addition to this, as both the opposite surfaces of the tip 1331B is formed of surfaces of the lead frame blank, these surfaces have an inferior wire-bonding property as compared to that of the etched flat surface of this first embodiment. FIG. 13(2) shows that the inner lead tip 1331C or 1331D, obtained by thinning in its thickness by a means of a press (coining) and then by etching, is wire-bonded to a semiconductor device (not shown). In this case, however, a pressed surface of the inner lead tip is not flat as shown FIG. 13(2). Thus, the wire-bonding on either of the opposite surfaces as shown in FIG. 13(2)(a) or FIG. 13(2)(b) often results in an insufficient wire-bonding stability and a problematic quality. The drawing reference numeral 1331Ab represents a coining surface.

A modified example of the resin-encapsulated semiconductor device in accordance with the first embodiment of the present invention will be described hereinafter. FIGs. 3(a) through 3(e) are cross-sectional views of the modified example of the resin-encapsulated semiconductor device in accordance with the first embodiment of the present invention. The semiconductor device of the modified example as shown in FIG. 3(a), is different from that of the first embodiment in that a position of the die pad 135 is changed, that is, the die pad 135 is exposed to the outside. By the fact that the die pad 135 is exposed to the outside, the heat dissipation property is improved as compared to the first embodiment. Also, in the semiconductor device of the modified example as shown in FIG. 3(b), because the die pad 135 is exposed to the outside, the heat dissipation property is improved as compared to the first embodiment. Unlike the first embodiment or the modified example as shown in FIG. 3(a), in the present modified example as shown in FIG. 3(b), because a direction of the semiconductor device 110 is changed, the first surfaces of the lead frame are established as the wire bonding surfaces. The modified examples as shown in FIGs. 3(c), 3(d) and 3(e), illustrate semiconductor devices which are obtained by modifying the semiconductor devices of the first embodiment, the modified

example as shown in FIG. 3(a) and the modified example as shown in FIG. 3(b), wherein the semi-spherical solders are not used, and instead, the top surfaces of the terminal columns are directly used as the terminal portions, whereby an entire manufacturing procedure can be simplified.

Next, a resin-encapsulated semiconductor device in accordance with a second embodiment of the present invention will be described. FIG. 4(a) is a cross-sectional view of the resin-encapsulated semiconductor device in accordance with the second embodiment of the present invention. FIG. 4(b) is a cross-sectional view illustrating inner leads, taken along the line A3-A4 of FIG. 4(a), and FIG. 4(c) is a cross-sectional view illustrating a terminal column, taken along the line B3-B4 of FIG. 4(a). Because an outer appearance of the semiconductor device of the second embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 3, the drawing reference numeral 200 represents a semiconductor device, 210 a semiconductor chip, 211 electrodes (pads), 220 wires, 230 a lead frame, 231 inner leads, 231Ab a second surface, 231Ac a third surface, 231Ad a fourth surface, 233 terminal columns, 233A terminal portions, 233B side surfaces, 233S top surfaces, 240 a resin encapsulate, and 270 a reinforcing fastener tape. In the semiconductor device of

this second embodiment, the lead frame 230 does not have a die pad, the semiconductor chip 210 is fastened to the inner leads 231 by the reinforcing fastener tape 221, and the semiconductor chip 210 is electrically connected at its electrodes (pads) 211 to the second surfaces 231Ab of the inner leads 231 by wires 220. Also, in the case of this second embodiment, similarly to the first embodiment, the electrical connection between the resin-encapsulated semiconductor device 200 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 200 via the terminal portions 233A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 233A located on the top surfaces 233S of the terminal columns 233, respectively.

In addition, the semiconductor device of this second embodiment does not have a die pad as shown in FIGs. 10(a) and 10(b). The manufacturing method of the semiconductor device of this embodiment using the lead frame 230A which is shaped by the etching process is substantially the same as that of the first embodiment except that, while in the case of the first embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip is fastened to the inner leads, in the case of the second embodiment, the wire

bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip 210 is fastened together with the inner leads 231 by the reinforcing fastener tape 260. Also, the cutting process for the unnecessary portions and the terminal portion forming process after resin encapsulating process are implemented in the same way as the first embodiment. The lead frame 230 as shown in FIG. 10(a) is obtained in the same manner by which the lead frame 130A as shown in FIG. 9(a) is obtained. In other words, by cutting the resultant structure obtained after etching the structure as shown in FIG. 10(c)(1), the contour as shown in FIG. 10(a) is obtained. At this time, the conventional reinforcing fastener tape 260 (the polyimide tape) as shown in FIG. 10(c)(□), which performs a reinforcing function is used.

FIG. 5(a) through 5(c) are cross-sectional views illustrating modified examples of the semiconductor device of the second embodiment. The semiconductor device as shown in FIG. 5(a) is different from the semiconductor device of the second embodiment, in that the surface of the semiconductor chip thereof which has the electrodes is directed downward. The modified examples as shown in FIGS. 5(b) and 5(c), illustrate semiconductor devices which are obtained by modifying the semiconductor devices of the second embodiment and the modified example as shown in FIG.

5(a), wherein the semi-spherical solders are not used, and instead, the top surfaces of the terminal columns are directly used as the terminal portions. In these examples, because a protective frame is not used and the side surfaces 333B of the terminal columns 333 are exposed to the outside, a checking operation by a test, etc. can be easily performed.

5  
10  
15  
20  
25  
Hereinafter, a resin-encapsulated semiconductor device in accordance with a third embodiment of the present invention will be described. FIG. 6(a) is a cross-sectional view of the resin-encapsulated semiconductor device of the third embodiment, FIG. 6(b) is a cross-sectional view illustrating inner leads, taken along the line A5-A6 of FIG. 6(a), and FIG. 6(c) is a cross-sectional view illustrating a terminal column, taken along the line B5-B6 of FIG. 6(b). Because an outer appearance of the semiconductor device of the this third embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 6, the drawing reference numeral 300 represents a semiconductor device, 310 a semiconductor chip, 312 bumps, 330 a lead frame, 331 inner leads, 331Aa a first surface, 331Ab a second surface, 331Ac a third surface, 331Ad a fourth surface, 333 terminal columns, 333A terminal portions, 333B side surfaces, 333S top surfaces, 340 a resin encapsulate, and 350 a

reinforcing fastener tape. In the semiconductor device of this third embodiment, the semiconductor chip 310 is fastened to the second surfaces 331Ab of the inner leads 331 by the bumps 311 thereby to be electrically connected to the second surfaces 331Ab. The lead frame 350 has a contour as shown in FIGS. 10(a) and 10(b), which is formed by the etching process of FIG. 11. As shown in FIG. 13(1)(b), both widths W1A and W2A (about 100  $\mu$ m) at top and bottom ends of the inner leads 331 are larger than a width WA at a center portion in a thickness-wise direction. Due to the fact that the second surfaces 331Ab of the inner leads 331 is depressed toward the inside of the inner leads and the first surfaces 331Aa are flat, a desired fineness can be obtained. Also, when the second surfaces 331Ab of the inner leads 331 are electrically connected to the semiconductor chip via bumps, easy connection can be accomplished as shown in FIG. 13(2)(b). Further, in the case of this third embodiment, as in the case of the first and second embodiments, the electrical connection between the resin-encapsulated semiconductor device 300 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 300 via the terminal portions 333A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 333A located on the top surfaces of the terminal

columns 333, respectively.

In addition, unlike the semiconductor device of the first embodiment, the semiconductor device of this third embodiment uses a lead frame which is shaped by the etching process as shown in FIG. 12. However, the manufacturing method of the semiconductor device of this embodiment is substantially the same as that of the first embodiment except that, while in the case of the first embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip is fastened to the inner leads, in the case of this third embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip 310 is fastened to the inner leads 331 via the bumps. Also, the cutting process for the unnecessary portions and the terminal portion forming process after resin encapsulating process are implemented in the same way as the first embodiment.

FIG. 6(d) is a cross-sectional view illustrating a modified example of the semiconductor device in accordance with the third embodiment of the present invention. In the modified example of the semiconductor device as shown in FIG. 6(d), the terminal portions each comprising the semi-spherical solder are not provided, and the top surfaces of the terminal columns are directly used as the terminal

portions. Because the protective frame is not used and the side surfaces 333B of the terminal columns 333 are exposed to the outside, a checking operation by a test, etc. can be easily performed.

5       Hereinafter, a resin-encapsulated semiconductor device in accordance with a fourth embodiment of the present invention will be described. FIG. 7(a) is a cross-sectional view of the resin-encapsulated semiconductor device of the fourth embodiment, FIG. 7(b) is a cross-sectional view illustrating inner leads, taken along the line A7-A8 of FIG. 7(a), and FIG. 7(c) is a cross-sectional view illustrating a terminal column, taken along the line B7-B8 of FIG. 7(b). Because an outer appearance of the semiconductor device of this fourth embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 7, the drawing reference numeral 400 represents a semiconductor device, 410 a semiconductor chip, 411 pads, 430 a-lead frame, 431 inner leads, 431Aa a first surface, 431Ab a second surface, 431Ac a third surface, 431Ad a fourth surface, 433 terminal columns, 433A terminal portions, 433B side surfaces, 433S top surfaces, 440 a resin encapsulate, and 470 insulating adhesive. In the semiconductor device of this fourth embodiment, one surface of the semiconductor chip 410 on which the pads 411 are disposed is fastened to the second

surfaces 431Ab of the inner leads 431 by the insul  
5 adhesive 470, and the pads 411 and the first surfaces  
of the inner leads 431 are electrically connected with  
other by wires 420. The semiconductor device of  
the fourth embodiment uses the same lead frame which is use  
10 the third embodiment, which has the contour as shown  
FIG. 10(a) and 10(b). Also, in the case of this fourth  
embodiment, as in the case of the first and second  
embodiments, the electrical connection between the res  
15 encapsulated semiconductor device 400 of this embodiment  
and an external circuit is achieved by mounting the res  
encapsulated semiconductor device 400 via the terminal  
portions 433A each being made of a semi-spherical solder  
20 on a printed circuit substrate, with the terminal portion  
433A located on the top surfaces of the terminal column  
433, respectively.

FIG. 7(d) is a cross-sectional view illustrating  
25 the modified example of the semiconductor device in accordance  
with the fourth embodiment of the present invention. In  
the modified example of the semiconductor device as shown  
in FIG. 7(d), the terminal portions each comprising the  
semi-spherical solder are not provided, and the top  
surfaces of the terminal columns are directly used as the  
terminal portions. Because the protective frame is not  
25 used and the side surfaces 433B of the terminal columns 433

are exposed to the outside, a checking operation by a test, etc. can be easily performed.

(EFFECTS OF THE INVENTION)

5 The present invention provides a resin-encapsulated semiconductor device employing the above-mentioned lead frame, which is capable of meeting a demand for the increased terminal number. Furthermore, the resin-encapsulated semiconductor device in accordance with this  
10 invention does not require a process of cutting or bending the dam bars as in the case of using a lead frame having outer leads as shown in FIG. 13(b). As a result of this, the resin-encapsulated semiconductor device does not have a problem in that the outer leads are bent, or a problem  
15 associated with coplanarity. In addition to these advantages, the resin-encapsulated semiconductor device has a shortened interconnection length as compared to the QTP or the BGA, whereby the semiconductor device can be reduced in a parasitic capacity, and shortened in a transfer delay  
20 time.

59:543 v1





リード元素のエンチングによる効果を発しておるが、これが既定とされておる。

1000×) しかしながら、近頃、おなじドミンゴの曲では、小パッケージでは、音楽電子であらインテリードのピッチが0、16.5mmのピッチを見て、既に0.5-0.12mmピッチまでの音ピッチ化がながれていたこと、ニッティング加工において、リード距離のままではなくした場合には、アセンブリ二つとも二重といつては加工においてはアフターリードの効果が見しいというから、直にリード距離の距離をなくしてニッティング加工を行なう方法にし用例が出てきた。

〔0005〕これに加えてする方法として、アカーラードの発見を改良したエッティングを行つ方で、インテリード部分をハーフエッティングもしくはプレスにより落としてエッティング加工を行つ方法が採用されてゐる。しかし、プレスにより落としてエッティングが可能となるときには、後工程においての形状が不足する（例えば、つまむりアリの場合は）、ボンディングモードインチ等のクラシングに必要なインテリードの高さを、この区間が確保できない。當所も2段階にならなければならぬと認定工程がなれになら、それは甚ぶ多くある。そして、インテリード部分をハーフエッティングにより落してエッティング加工を行つ方の確率も高い。さればモードがなれなければならず、段階工程がなれにならといふのが、いざれし実用化には、まだ至っていないのが現状である。

00061) 既得が本筋じようと下うは題「一ノ万ニニは本筋の多  
元化にはいインテーリードビッグデータが活くなる」と、ニ連  
ヌエモススエ下う口に、アフターリードの位置ズレ(ス  
リーブ)やエモモ(コブラナリティ)の位置ズレ(ス  
リーブ)などとあって、本筋的には、このような本筋のし  
多様化にかかって、是つ、アフターリードの位置  
(スリーブ)やエモモ(コブラナリティ)の位置  
ズレができる本筋の位置をし、ニシウと下うもので  
3. .

1日を経てうちたのの午後1時頃の所見は次第に、2台エッティング加工によりインテリードのガリードフレームにはほどどよりも荷物にいたるまでリードフレームを用いた車体はまだあって、ロードマシンのリードフレームはインテリードに一様に見えしードフレームをまだ同じ車の内装部と併用するの車の車子とをもし、と、電子はインテリードの車輌においてインテリードに付してロードマシンしてはけられており、電子の車輌は電子車子と車子をかけ、電子車子を引く車輌は車子と車子の車輌の車輌を引く車輌が車子から車子と車子、インテリードに、車子車子が車子車子で車子



180を直径とするではなく、図9(c)に示すような正規180を直径とする場合のことをも良い。  
100101 太高内1のニ部は22100に使用のリードフレーム130には、42Xニンケル-合金をモニタとしたもので、そして、図9(e)に示すような形状をした。エッチングによりこれを加工されたリードフレーム130Aを示したものであり、電子回路110に接続する部分の形状により実際に形成されたインテリード部131をもつ。ゲルバー136は摩擦防止用のダムとなる。又、図9(f)に示すような形状をもした。エッチングによりこれを加工されたリードフレーム130Aを、エヌ高内においては用いたが、インテリード部131と電子部部133部分は実用的に不適なものであるから、特にこの形状に限定はされない。インテリード部131の厚さは4.0mm、インテリード部131部分の幅をくくは0.15mmでリードフレーム全体の幅は約22mmである。インテリード部131部分の底面は0.15mmに用ひず天に2.5mm~0.5mm程度でも良い。また、インテリードピッチは0.12mmと長いピッチで、ニ部は22個の多実化に用ひて20うちものとしている。インテリード部131の第2面131A面に電子部はワイヤボンディングし長い形状となつておき、図9(h)に示すように、第3面131A面に電子部131A面にインテリード面へ凹んだ形状をしており、第2面131A面(ワイヤボンディング面)を最もくして多実化に用ひたものである。

(0012) 本に本支所内1の取扱い止は2月25日までの  
2月25日をもとにするづいて取扱いが取扱う。ATM  
ATMニッケンクエストにて取扱いが取扱う。2月25日  
アトリードフレーム130Aを、インテリード130A  
支所の取扱い止130Aが止りで上になるようにして取  
ました。 (S8 (1))  
いてエコヌミテ110の本支所110の本支所として  
にして、エコヌミテモダイパッド130Aに取扱う。

て、テーピングの工数や、リードフレームを固定するクランプ工数で、ベタはに亘りそれだけに高くなったりとの危険が発生にならざるがあるので、エッティングを行なうエリアはインテリード元底の端部を三等分だけにしてズレないようにとらを多めがあら、ないで、底は57°C. に亘り8ポーメの硬化第二層を底を用いて、スプレーヒ2.5kg/cm<sup>2</sup>にて、レジストバッパーが充填されたリードフレームスピリットの底面をエッティングし、ベタは(チモニ)に亘りとれた第一のビズ1150のGモードがリードフレーム底面の約2/3程度に達した時までエンベッキングを止む。(図11(b))

以上元々1回目のエッティングにおいては、リードフレームは2411110の四面から同時にニッティングを行ったが、そしてし正四面から同時にエッティングする必要はない。これまでのように、第1回目のエッティングにおいてリードフレームヨリ1110の四面から同時にエッティングする時に、正四面からエッティングするにより、8回で2回目のニッティング用穴を完成するため、レジストパターン920はからのみの穴正ニッティングの場合は、第1回目エッティングと第2回目ニッティングのトータル時間がどこぞ違う。において、第一の穴は1110の四面をされた第一の穴は1150にニッティングを完成180としての副エッティングなどのあらゆるマルチラウフス（ブルーベンク、元ニッケルと金の組ラウフス...2回...R-WB6）を、ダイコータモ皮いて、生れし、ベタ（半導体）にニッセされた第一の穴は1150に埋め込み。レジストパターン1120以上もニッティングを1180に生れされたまとした。（211）

テング毛武尾毛 1180モ. レジストパターン 1112  
上毛にエキスラビダ等はないが、ヌーの毛長 115  
るひーののみ毛毛下ることに似しうに、图 11  
11 に示すように、ヌーの毛長 1150とともに、其  
毛400回 111300回毛にエッティング毛長毛 1180  
毛した上、又スラウで毛毛したニッテング毛毛毛 1180  
に、アルカリなど毛のラックスであるが、毛毛に  
テング毛に毛毛があり、エッティング毛に毛毛の毛  
の毛毛の毛毛の毛毛の毛毛の毛毛の毛毛の毛毛の毛  
EATM TU V毛毛の毛毛の毛毛の毛毛の毛毛の毛  
ング毛毛毛 1180モインアーリー先毛日毛の毛は  
ET毛の毛の毛の毛の毛の毛の毛の毛の毛の毛の毛の毛  
の毛の毛の毛の毛の毛の毛の毛の毛の毛の毛の毛の毛  
テング毛にヌーの毛長 1150が毛毛毛で毛毛  
ないようにして毛毛と毛毛と毛毛と毛毛と毛毛  
に毛毛して毛毛毛毛毛毛毛毛毛毛毛毛毛毛毛毛  
毛毛 12.5  $\text{mm}^2/\text{cm}^2$  以上) と毛毛と毛毛と毛毛と  
毛毛によりニッテング毛に毛毛毛毛毛毛毛毛毛  
の毛、第2回毛のニッテング毛に毛毛毛毛毛  
に毛毛毛毛毛毛毛毛毛毛毛毛毛毛毛毛毛毛  
レーム毛毛 1110モエッティングし、又毛毛と、

インテリードテクノロジーズ社は、(S) (E)

[0014] 上記、図11に示すリードフレームの構造  
万面に、又裏面に用いられる、インテリードチップ  
を裏面に形成したリードフレームをエッチング加工によ  
り形成する方法で、即ち、图1に示す、インテリード  
チップの第1面131Aを裏面に形成する部分と同一  
で、又第2面131Bと同一面として形成し、且つ、又  
面131Aと、裏面131ACをインテリードの  
側に向かってせんたる面上に下にニッティング加工を施す  
う、逆立ちする足元の3辺を裏面のこうにパンプを  
いてキヤビニチモインテリードの第2面131Aを  
形成し、インテリードと裏面に形成する部分に  
一、又2面131Aとインテリード側面に形成する

おなじした方がパンプ作成の日の片付度が大きくなる。  
■12に元すニッティングは工万尾が石川へ。■13に元すエッティング加工万尾は、第1回目のニッティング  
度では、■14に元す万尾と床じてあるが、エッティ  
ングは石川1180も第2の回目1160回に延のびん  
だ。第一の回目は1150回から第2回目のニッティング  
度で、第2回目は1140からのニッティ  
ングにて、第2回目は1140からのニッティ  
ングを行っておく。■12に元すニッティング加工万  
尾によってあられたリードフレームのインテリード充  
て西尾は、第6(16)に元すこうに、第2回目は、  
6がインテリード頭にへこんだ凹はになら。

0.151 mm. 上記図1-1, 図1-2に示すニッテンゲ  
万能のようだ。エッティングを2段階にかけて行うエ  
ッティング加工万能を、一括には2段エッティング加工万能  
っており、又はエッティングされた加工万能である。本段  
用いた図2(2)に示す、リードフレームの130A  
だけにおいては、このニッテンゲ万能では、バッ  
クスを工元下すことにより部分的にリードフレームを  
多くしながらバックス工を下す方法とが用意してある  
が、リードフレーム3回を多くした部分において  
は、通常なエッジができるようにしてある。図1  
-1, 2に示す、上記の方法においては、インテリ-  
スル130Aの外れたエッジは、次の凹部1-16  
など、表面的には外れたインテリ-スル元位置の  
に表示されるもので、例えば、表面1-160 μm

さて話をすると、図11(e)に示す、半径4W1を10.0mmとして、インテーリード充電部ピッチ0.15mmまでたどり加工可能となる。直角10.0mmは区域まで届くし、半径W1を10.0mm区域とすると、インテーリード充電部ピッチ0.010、1.2の半径区域で直角加工ができるが、直角し、半径W1のとり万次第でにはインテーリード充電部ピッチ0.010に更に良いピッチまで加工が可能となる。ちなみに、インテーリード充電部ピッチ0.08mm、直角2.5mmまで半径4.0mm区域が可能となる。

〔0016〕 このようにエッチング加工にてリードフレームを削り下らば、インナーリードの名前が荒川いじき等、日本工芸でインナーリードのヨレが発生しにくい場合には、図9 (a) にて示すのリードフレームエッチング加工にて削らば、インナーリードの名前が荒く、インナーリードにヨレが発生しやすい場合には、図9 (c) (イ) に示すように、インナーリード元本部から電気端子部131Bを抜け、"イジダニリード元本部"に示した尾にはにしてあはしたものを見て、これは2次に電気端子部131Bをブレース等により固定して、図9 (a) に示すのをねらう。即ち前述のように、図9 (c) (イ) に示すものを切削し、図9 (a) に示す電気端子部には、図9 (c) (ロ) にて示すように、"高電流のため高強度テープ1-6-0-(ボリイミドテープ)を巻取る。図9 (c) (ロ) の状態で、ブレース等により電気端子部131Bを切削固定するが、チップタテに、テープをついたまゝのままで、リードフレームに固定すれば、そのまま電流が停止されない。即ち、"エジダニリード"にて、切削部分を示すものである。

(0017) 本実験例の半導体電極に用いられたリードフレームは、図13(イ) (a) に示すようになっており、ニッティング部を除くと、W1とW2の幅W1には18.5mmまで延びた約14.5W2より半導体を大きくしておき、W1, W2 (約1.00mm) とし、この部分の幅を方向向外の幅W2よりも大きくなっている。このようにインナーリード元部の幅に広くなつた構造であるため、どちらか一方で、それでも半導体端子 (図13(a)) とインナーリード元部の間にAとW1とW2とW3による距離 (ボンディング) がしまいなものとなつてはいるが、又半導体の端子部にはニッティング部 (図13 (b)) (c)) をボンディング部に接続しないと、また、図13 (a) にはエンドランナード部によつて半導体、図13 (b) にはリードフレーム三脚部、図13 (c) にはリードフレームのつばである、ニッティングニッケルがアラビの無い面であるため、図13 (b) (c) の (a) の場合は、方で用意 (ボンディング) するが、図13 (b) (c) の (a) は既に4つに示す加工方法にて加工されたりードフレームのインナーリード元部は図13 (b) と図13 (c) (図13 (d)) との組合 (ボンディング) を示すのであるが、この場合はインナーリード元部は図13 (b) (c) の


17  
の箇正には手帳ではあるが、この部分の表示方法は  
大きくとれない。また箇正ともリードカードにて  
あるところ、品質（ボンディング）直角にて表示された  
チングモードよりはる、图11（二）にアレス（ニン  
グ）によりインテリードモードを直角化した時は  
チングモードによりインテリードモード133:10  
133:10モードしたものが、ニスモード（表示まで  
との日本（ボンディング）を示したものであるが、こ  
れはアレス直角が直角に示すようになるに至るになつて、この  
ため、どちらの直角を示して日本（ボンディング）して  
6. 図11（二）の（a）、（b）に示すようには日本  
（ボンディング）の直角直角が悉く及すためにも日本  
なら出さが多い。a. 133:10モードにニスモード


(0.0.2.1) S S (a) ~ S S (c) に、元気の2の二  
年生の児童がまだ2年生の所であります。S S  
(c) に示す児童はまだ2年生は、まだ2年生の児童が  
S S (a) で、まだ2年生を下すを下すにしているも  
の、およびハイヤーポンティンシルモリードフレームの児童は  
に示す児童でまだ2年生の児童はまだ2年生  
(b) 、S S (c) に示す児童はまだ2年生は、それ  
はまだ2年生の児童はまだ2年生の児童はまだ2年  
生を示すものであります。S S (a) に示す児童の二  
年生を示すものであります。S S (b) の二年からなる児童を示す  
。児童の2年生を示す児童として用いていますので  
、児童が少なく、児童が2つの児童が2つの児童  
を示しているも、テヌアの2つの児童のチェックがし


〔00221〕高石内1のニコロは2回に、高石内1のヒコ  
ニコロの当さに異なり、812に示すニシチングにこ  
の2回のニコロされたヒコスヒコムを聞いたものであら  
が、ニコロを2回の仕事では同じ工事であら  
是なる点に、高石内1のニコロは2回の手作ににニコロニ  
テをインテーリードに固定した状態でワイヤボンディング  
を行い、電気接続しているのに加し、高石内1のニ  
コロは2回の仕合には、ニコロはテリ10をインテーリー  
10、ド331にハンプを介して固定して電気的に固定した  
事で接続しているのである。一方で高石内1のアン  
テにこうする部分の点が、風子のものと、高石内1の  
ニコロは2回の手作とと同じである。



190	ードフレームミガキ
260	イニシグ面
270	1410
280	ードフレームミガキ
290	1420
300	オトレジスト
310	1430
320	ジストバターン
330	1440
340	ンターリード
350	1510
360	ードフレーム
370	1511
380	イバッジ
390	1512
400	ンターリード
410	1512A
420	ンターリード元新面
430	1513
440	フターリード
450	1514
460	ムバー
470	1515
480	レーム元(新面)
490	1520
500	スリット
510	1521
520	面新(バッジ)
530	1530
540	止用面
550	














114

2859 - 6333



(5) - 01




13:2



! ﺔـ ﺔـ ﺔـ



10



( 18 )

$$x = s - \epsilon \in \mathbb{C}$$

(2:3)

